PhaseII verified: Temporal logic and state machines #18
Annotations
3 errors
|
format-and-verify
Process completed with exit code 1.
|
|
format-and-verify
error: aborting due to 2 previous errors
|
|
Verification Failed
Verification errors found in the code
|