You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
Copy file name to clipboardExpand all lines: web-ui/public/latest.csv
+2-2Lines changed: 2 additions & 2 deletions
Original file line number
Diff line number
Diff line change
@@ -51,7 +51,7 @@ https://riscv.atlassian.net/browse/RVS-1135,Packed SIMD (P),Specification Under
51
51
https://riscv.atlassian.net/browse/RVS-1153,Security Model,Specification in Freeze,Yes,Approval In Progress,No,2026-07-07T11:11:18.961-0700,NON-ISA,https://github.com/riscv-non-isa/riscv-security-model,24Q4,26Q4,On Track,On Track,2026-08-17T11:04:52Z,push
52
52
https://riscv.atlassian.net/browse/RVS-1345,Supervisor Domains Access Protection (Smmtt),Specification in Freeze,Yes,Approval In Progress,No,2026-07-07T11:11:17.854-0700,ISA,https://github.com/riscv/riscv-smmtt,25Q2,26Q4,On Track,On Track,2026-08-25T14:10:43Z,push
53
53
https://riscv.atlassian.net/browse/RVS-1618,Confidential VM Extension (CoVE) with I/O,Specification in Freeze,No,Not Started,No,2026-07-07T11:11:17.112-0700,NON-ISA,https://github.com/riscv-non-isa/riscv-ap-tee-io,24Q3,26Q4,Exposed,On Track,2026-08-25T08:58:44Z,push
54
-
https://riscv.atlassian.net/browse/RVS-2362,High Assurance Cryptography (HAC),Specification Under Development,No,,No,2026-07-07T11:11:11.143-0700,ISA,https://github.com/riscv/riscv-high-assurance-cryptography,26Q4,27Q1,On Track,On Track,2026-08-27T22:53:49Z,push
54
+
https://riscv.atlassian.net/browse/RVS-2362,High Assurance Cryptography (HAC),Specification Under Development,No,,No,2026-07-07T11:11:11.143-0700,ISA,https://github.com/riscv/riscv-high-assurance-cryptography,26Q4,27Q1,On Track,On Track,2026-08-28T10:14:56Z,push
55
55
https://riscv.atlassian.net/browse/RVS-4281,Event Trace,Specification in Planning,No,,No,2026-07-03T09:53:03.728-0700,NON-ISA,https://github.com/riscv-non-isa/riscv-event-trace,Not Set Yet,Not Set Yet,Not Set Yet,Not Set Yet,2026-08-21T11:33:42Z,push
https://riscv.atlassian.net/browse/RVS-3623,Sdtrig Effective Privilege Mode (Sdtrigepm),Cancelled,No,,Yes,2026-06-25T08:57:38.914-0700,ISA,https://github.com/riscv/riscv-sdtrigepm,Not Set Yet,Not Set Yet,Not Set Yet,Not Set Yet,2026-03-06T21:46:51Z,push
@@ -64,5 +64,5 @@ https://riscv.atlassian.net/browse/RVS-2706,Memory Tagging,Specification in Plan
64
64
https://riscv.atlassian.net/browse/RVS-1942,Performance Events Specification,Specification in Planning,No,,No,2026-03-19T17:27:01.987-0700,ISA,https://github.com/riscv/riscv-performance-events,Not Set Yet,Not Set Yet,Not Set Yet,Not Set Yet,2026-03-07T15:28:07Z,push
https://riscv.atlassian.net/browse/RVS-3645,Advanced Core Local Interruptor (ACLINT),Cancelled,No,,No,2026-03-16T12:30:31.299-0700,ISA,https://github.com/riscv/riscv-aclint,Not Set Yet,27Q1,Not Set Yet,Not Set Yet,2024-12-10T03:53:01Z,PR #14
67
-
https://riscv.atlassian.net/browse/RVS-1185,Architectural Test User Specification,Cancelled,No,,No,2026-03-16T12:29:41.194-0700,NON-ISA,https://github.com/riscv-non-isa/riscv-arch-test,Not Set Yet,27Q1,Not Set Yet,Not Set Yet,2026-08-27T23:40:40Z,push
67
+
https://riscv.atlassian.net/browse/RVS-1185,Architectural Test User Specification,Cancelled,No,,No,2026-03-16T12:29:41.194-0700,NON-ISA,https://github.com/riscv-non-isa/riscv-arch-test,Not Set Yet,27Q1,Not Set Yet,Not Set Yet,2026-08-28T10:39:04Z,push
68
68
https://riscv.atlassian.net/browse/RVS-913,Vector Crypto - all-rounds AES,Cancelled,No,,No,2026-03-16T12:29:26.411-0700,ISA,https://github.com/riscv/riscv-crypto,Not Set Yet,27Q1,Not Set Yet,Not Set Yet,2026-05-23T23:15:10Z,PR #406
0 commit comments