Integrate simulation feature using Loopy API

[cdeschryver]

Goal: allow to check host programs without implementing the framework on board and go through synthesis
We could achieve this by automatically generating a VHDL testbench triggered by the host API
--> planned for future releases