Skip to content

Commit a9183f9

Browse files
committed
ci: Add run co-sim isa-tests
1 parent 9c38fa3 commit a9183f9

2 files changed

Lines changed: 15 additions & 2 deletions

File tree

.github/workflows/ci.yml

Lines changed: 14 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -96,7 +96,7 @@ jobs:
9696
make debug SUB_PROJECT=muon CONFIG=MuonBackendTestConfig
9797
make debug CONFIG=RadianceTapeoutSimConfig
9898
99-
run:
99+
run SoC isa-tests:
100100
name: run
101101
runs-on: as4
102102
needs: build
@@ -109,6 +109,19 @@ jobs:
109109
cd generators/radiance
110110
python3 test/run_isa_tests.py -j "$(nproc)"
111111
112+
run co-sim isa-tests:
113+
name: run
114+
runs-on: as4
115+
needs: build
116+
steps:
117+
- name: Run Muon ISA tests
118+
run: |
119+
cd "${CHIPYARD_DIR}"
120+
source env.sh
121+
source /ecad/tools/vlsi.bashrc
122+
cd generators/radiance
123+
python3 test/run_isa_tests.py -j "$(nproc)" -c backend
124+
112125
clean:
113126
runs-on: as4
114127
needs: run

src/main/scala/radiance/muon/Backend.scala

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -44,7 +44,7 @@ class Backend(
4444
scoreboard.io.updateColl <> reservStation.io.scb.updateColl
4545
hazard.io.writeback <> reservStation.io.writebackHazard // TODO remove
4646

47-
val bypass = false
47+
val bypass = true
4848
val issued = if (bypass) {
4949
hazard.reset := true.B
5050
scoreboard.reset := true.B

0 commit comments

Comments
 (0)