Zephyr RISC-V Compile Questions #107755
Unanswered
strandingneko-vivi
asked this question in
Q&A
Replies: 0 comments
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Uh oh!
There was an error while loading. Please reload this page.
Uh oh!
There was an error while loading. Please reload this page.
I encountered an issue while porting a RISC-V SoC. In the linker script, I had to calculate a symbol using an expression, but the result is confusing.
As shown below, ramcode_size_div_16_align_256 is calculated such as ramcode_size and ramcode_size_align_256. However, the computed value of ramcode_size_div_16_align_256 does not match my expectation.
Is there something wrong with my linker script syntax or expression? Any insights would be appreciated.
All reactions