-
Notifications
You must be signed in to change notification settings - Fork 268
Core2
Thomas.Roehl edited this page Nov 5, 2015
·
5 revisions
Intel Core2 Performance groups
The input file for the events on Intel Core2 can be found here.
The Intel Core2 microarchitecture is the first architecture offering a set of fixed-purpose counters. Each counter can measure only one specific event.
| Counter name | Event name |
|---|---|
| FIXC0 | INSTR_RETIRED_ANY |
| FIXC1 | CPU_CLK_UNHALTED_CORE |
| FIXC2 | CPU_CLK_UNHALTED_REF |
| Option | Argument | Description | Comment |
|---|---|---|---|
| kernel | N | Set bit (index*4) in config register |
| Counter name | Event name |
|---|---|
| PMC0 | * |
| PMC1 | * |
| Option | Argument | Description | Comment |
|---|---|---|---|
| edgedetect | N | Set bit 18 in config register | |
| kernel | N | Set bit 17 in config register | |
| threshold | 8 bit hex value | Set bits 24-31 in config register | |
| invert | N | Set bit 23 in config register |
-
Applications
-
Config files
-
Daemons
-
Architectures
-
AMD
-
Intel
- Intel Atom
- Intel Pentium M
- Intel Core2
- Intel Nehalem
- Intel NehalemEX
- Intel Westmere
- Intel WestmereEX
- Intel Xeon Phi (KNC)
- Intel Silvermont & Airmont
- Intel Goldmont
- Intel SandyBridge
- Intel SandyBridge EP/EN
- Intel IvyBridge
- Intel IvyBridge EP/EN/EX
- Intel Haswell
- Intel Haswell EP/EN/EX
- Intel Broadwell
- Intel Broadwell D
- Intel Broadwell EP
- Intel Skylake
- Intel Coffeelake
- Intel Kabylake
- Intel Xeon Phi (KNL)
- Intel Skylake X
- Intel Cascadelake SP/AP
- Intel Tigerlake
- Intel Icelake
- Intel Icelake X
- Intel SappireRapids
- Intel EmeraldRapids
- Intel GraniteRapids
- Intel SierraForrest
-
ARM
-
POWER
-
Tutorials
-
Miscellaneous
-
Contributing