Skip to content
View Saksham05oct's full-sized avatar

Block or report Saksham05oct

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. mux-uvm-verification mux-uvm-verification Public

    UVM testbench for a multiplexer

    SystemVerilog

  2. Smart_helmet Smart_helmet Public

    CMake

  3. group_092 group_092 Public

    Python

  4. 5-stage-pipelined-risc-v 5-stage-pipelined-risc-v Public

    SystemVerilog

  5. core-v-mcu core-v-mcu Public

    Forked from openhwgroup/core-v-mcu

    This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.

    SystemVerilog

  6. cva6 cva6 Public

    Forked from openhwgroup/cva6

    The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configurations are capable of booting Linux.

    Assembly