Name		Name	Last commit message	Last commit date
Latest commit History 31 Commits
valid_ack_fsm_handshake		valid_ack_fsm_handshake
LICENSE		LICENSE
README.md		README.md

Repository files navigation

rtl-interface-designs-valid_ack_fsm_handshake

About

⚙️ A curated RTL library of digital communication protocols — including AMBA(AHB/APB/AXI), UART, SPI, I2C, and FIFO-based buffering — designed in Verilog for synthesis, simulation, and SoC interconnect architecture.

rtl verilog-hdl xilinx-fpga vivado-hls

Report repository

Releases

No releases published

Packages

Contributors

Languages

Verilog 100.0%