🍳
Highlights
- Pro
Pinned Loading
-
rtl-projects
rtl-projects PublicRTL design portfolio featuring Verilog/SystemVerilog implementations of combinational logic, sequential circuits, communication protocols, FSMs, and CPU building blocks.
SystemVerilog
-
-
picorv32-custom-soc
picorv32-custom-soc PublicCustom PicoRV32-based RISC-V SoC with memory-mapped peripherals and complete OpenLane ASIC implementation using SKY130.
Verilog
-
usb-c-audio-dac
usb-c-audio-dac PublicUSB Type-C to 3.5 mm stereo audio DAC based on the TI PCM2706 USB audio codec and TPA6132A2 headphone amplifier, designed in Altium Designer.
HTML
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.
