digital-clock-verilog

Verilog RTL implementation of a 24-hour digital clock with testbench