Name		Name	Last commit message	Last commit date
Latest commit History 2 Commits
ALU		ALU
AND MUX		AND MUX
ASYNCH BINARY RIPPLE UP COUNTER		ASYNCH BINARY RIPPLE UP COUNTER
ASYNCH RIPPLE DOWN COUNTER		ASYNCH RIPPLE DOWN COUNTER
CARRY LOOK AHEAD ADDER		CARRY LOOK AHEAD ADDER
CLOCK DIVIDER		CLOCK DIVIDER
COMPARATOR		COMPARATOR
D FLIP FLOP		D FLIP FLOP
D LATCH		D LATCH
DECODER		DECODER
DIGITAL CLOCK		DIGITAL CLOCK
DUAL PORT RAM AA		DUAL PORT RAM AA
ENCODER		ENCODER
FSM 1011 MEALY NONOVERLAPING		FSM 1011 MEALY NONOVERLAPING
FSM 1011 MEALY OVERLAPING		FSM 1011 MEALY OVERLAPING
FSM 1011 MOORE NONOVERLAPING		FSM 1011 MOORE NONOVERLAPING
FSM 1011 MOORE OVERLAPING		FSM 1011 MOORE OVERLAPING
FULL ADDER		FULL ADDER
FULL ADDER_HA		FULL ADDER_HA
FULL SUBSTRACTOR		FULL SUBSTRACTOR
FULL SUBSTRACTOR_HS		FULL SUBSTRACTOR_HS
HALF ADDER		HALF ADDER
HALF SUBSTRACTOR		HALF SUBSTRACTOR
JK FLIPFLOP		JK FLIPFLOP
MASTER SLAVE JK		MASTER SLAVE JK
MATER SLAVE JK		MATER SLAVE JK
MUX4_1		MUX4_1
PIPO REGISTER		PIPO REGISTER
PISO REGISTER		PISO REGISTER
RAM DUAL PORT		RAM DUAL PORT
RAM MEM FILE		RAM MEM FILE
RAM		RAM
RAM_Single Port		RAM_Single Port
RIPPLE CARRY ADDER		RIPPLE CARRY ADDER
ROM		ROM
SIPO REGISTER		SIPO REGISTER
SISO REGISTER		SISO REGISTER
SR FLIPFLOP		SR FLIPFLOP
SYNCH DOWN COUNTER		SYNCH DOWN COUNTER
SYNCH UP COUNTER		SYNCH UP COUNTER
T FLIPFLOP		T FLIPFLOP
UP DOWN COUNTER		UP DOWN COUNTER
project_2		project_2
README.md		README.md
mem.mem		mem.mem

Repository files navigation

RTL-CODES

Verilog codes

1 star

1 watching