Skip to content
View monicadola42's full-sized avatar
🎯
Focusing
🎯
Focusing

Block or report monicadola42

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
monicadola42/README.md

Pinned Loading

  1. fpga-neural-network-accelerator fpga-neural-network-accelerator Public

    FPGA-based Neural Network Accelerator designed in Verilog with MAC, ReLU, and parallel neural network layers.

    Verilog 1

  2. parameterized-verilog-alu parameterized-verilog-alu Public

    Parameterized multi-operation ALU designed in Verilog HDL with arithmetic, logic, and shift operations, including processor status flags and simulation testbench.

    Verilog

  3. Real-time-hand-gesture-recognition Real-time-hand-gesture-recognition Public

    A real-time hand gesture recognition system built with Python using computer vision and hand landmark detection. It processes live webcam input, compares gestures with a reference database, and per…

    Python

  4. Satellite-Change-Detection Satellite-Change-Detection Public

    Satellite Image Change Detection using Deep Learning is a machine learning project that analyzes paired before-and-after satellite images to identify changed regions. It uses Python and PyTorch to …

    Python

  5. Portfolio Portfolio Public

    My personal portfolio website crested using HTML, CSS and JS.

    CSS

  6. UART-Communication-Verilog UART-Communication-Verilog Public

    UART Communication System implemented in Verilog with transmitter, receiver, and baud rate generator modules, verified using simulation testbenches and waveform analysis.

    Verilog