vhdl_tb_gen Generate a VHDL testbench from the command line since autogeneration was removed with Vivado