Skip to content
View simosilias's full-sized avatar

Block or report simosilias

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
simosilias/README.md

Hi, I'm Ilias 👋

I'm an Electrical & Computer Engineering student at Aristotle University of Thessaloniki (AUTH), interested in digital & analog hardware design, embedded systems and computer architecture.


🔧 Skills & Tools

C Verilog SystemVerilog Cadence Virtuoso STM32 Git Linux


📌 Featured Projects

Project Description Stack
🐚 TinyShell Unix shell with pipelines, redirections & job control C
⚡ Verilog NN Accelerator 3-neuron neural network AI accelerator with ALU, register file & FSM Verilog
🔌 Two-Stage Op-Amp Miller-compensated nMOS op-amp with PVT & Monte Carlo analysis Cadence Virtuoso

📫 Contact

Feel free to reach out via GitHub!

Popular repositories Loading

  1. TinyShell TinyShell Public

    A basic Unix shell with pipelines, redirections and job control, written in C. It is an assignment for the Operating Systems course at Aristotle University of Thessaloniki (AUTh).

    C

  2. Verilog-nn-accelerator Verilog-nn-accelerator Public

    A 32-bit ALU, calculator and 3-neuron neural network AI accelerator, implemented in Verilog. Assignment for the Digital HW systems 1 course at Aristotle University of Thessaloniki (AUTh)

    Verilog

  3. two-stage-nmos-opamp two-stage-nmos-opamp Public

    A two-stage Miller-compensated nMOS op-amp designed in Cadence Virtuoso. Assignment for the Electronics III course at Aristotle University of Thessaloniki (AUTh).

  4. simosilias simosilias Public