Skip to content

Fix always false #ifdef that disabled incremental timing cost updates - #3733

Open
soheilshahrouz wants to merge 9 commits into
masterfrom
fix_incr_td_cost_update
Open

Fix always false #ifdef that disabled incremental timing cost updates#3733
soheilshahrouz wants to merge 9 commits into
masterfrom
fix_incr_td_cost_update

Conversation

@soheilshahrouz

Copy link
Copy Markdown
Contributor

In place_timing_update.cpp, INCR_COMP_TD_COSTS is declared as a static constexpr bool variable, but update_timing_cost() checked it with #ifdef INCR_COMP_TD_COSTS. Since a constexpr variable is not a preprocessor macro, the #ifdef was always false, causing the timing costs to be computed from scratch.

@github-actions github-actions Bot added VPR VPR FPGA Placement & Routing Tool lang-cpp C/C++ code labels Aug 1, 2026
@soheilshahrouz

Copy link
Copy Markdown
Contributor Author

titan_other

Metric master fix
vtr_flow_elapsed_time 1 0.9996823939
num_LAB 1 1
num_DSP 1 1
num_M9K 1 1
num_M144K 1 1
max_vpr_mem 1 1.000229836
num_pre_packed_blocks 1 1
num_post_packed_blocks 1 1
device_grid_tiles 1 1
pack_time 1 1.000098879
placed_wirelength_est 1 1
place_time 1 1.008938346
placed_CPD_est 1 1
ap_time 1 1.002345308
routed_wirelength 1 1
critical_path_delay 1 1
geomean_nonvirtual_intradomain_critical_path_delay 1 1
crit_path_route_time 1 1.0036

@AlexandreSinger

Copy link
Copy Markdown
Contributor

Yay, thanks for looking into this Soheil! I have this issue tracked, but never had the time to look into it: #3548

@soheilshahrouz

soheilshahrouz commented Aug 7, 2026

Copy link
Copy Markdown
Contributor Author

Titan quick QoR (3 seeds)

Metric Ratio
placed_wirelength_est 1.0000
routed_wirelength 1.0000
placed_CPD_est 1.0000
critical_path_delay 1.0000
geomean_nonvirtual_intradomain_critical_path_delay 1.0000
max_vpr_mem 0.9997
pack_time 1.0017
place_time 1.0202
ap_time 1.0119
crit_path_route_time 1.0165
vtr_flow_elapsed_time 1.0206

@soheilshahrouz
soheilshahrouz force-pushed the fix_incr_td_cost_update branch from 7823653 to f7ece42 Compare August 8, 2026 00:59
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

lang-cpp C/C++ code VPR VPR FPGA Placement & Routing Tool

Projects

None yet

Development

Successfully merging this pull request may close these issues.

3 participants