ALU Project

8-bit ALU designed using Verilog HDL.

Operations

• Addition
• Subtraction
• AND
• OR
• XOR
• NOT
• Left Shift

Tools Used

• Verilog HDL
• Xilinx ISim

Verification

Testbench simulation performed using ISim waveform analysis.

Simulation Output