Skip to content
View MuhdAfsal's full-sized avatar
1 follower · 4 following

Block or report MuhdAfsal

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. aes-128-fpga-project aes-128-fpga-project Public

    AES-128 Encryption Accelerator on Zybo Z7-10 (Zynq-7000 SoC) using Vivado and Vitis

    Verilog

  2. cusat-asic-fpga-design-to-deploy cusat-asic-fpga-design-to-deploy Public

    Lab reports, certificate, and curriculum details from the CUSAT ASIC & FPGA SoC Design Training Program (June 2026)

  3. 8-bit-ALU-Design 8-bit-ALU-Design Public

    Design and Verification using Verilog HDL

    Verilog

  4. FIFO-memory-module FIFO-memory-module Public

    Designed FIFO memory module with read/write operations and status flags.

    Verilog

  5. UART-Transmittor UART-Transmittor Public

    Designed UART transmitter for serial communication using Verilog HDL.

    Verilog

  6. Traffic-Light-Controller-using-FSM Traffic-Light-Controller-using-FSM Public

    Built FSM-based traffic light controller with automatic state transitions.

    Verilog