-
Notifications
You must be signed in to change notification settings - Fork 8
Home
FINN+ is a powerful framework for deploying quantized neural networks on FPGA hardware. It specifically targets quantized neural networks (QNNs), with emphasis on generating dataflow-style architectures customized for each network.
This Wiki is currently being updated for FINN+ 1.4.0. Some information may be oudated!
FINN+ takes your quantized neural networks (in QONNX format) and automatically generates optimized FPGA implementations. Whether you're targeting Zynq SoCs or Alveo data center cards, FINN+ handles the complex hardware generation process for you.
FINN+ is a fork of AMD's FINN framework and is developed as part of the EKI research project. For additional information on the original FINN framework, we refer to the project website: https://xilinx.github.io/finn/
- π Automated Compilation - From ONNX model to FPGA bitstream
- β‘ High Performance - Optimized dataflow architectures
- ποΈ Flexible Configuration - Fine-tune performance vs. resource trade-offs
- π Resource Estimation - Predict FPGA utilization before synthesis
- π§ Multiple Targets - Support for Zynq and Alveo platforms
- π PYNQ Integration - Python driver for rapid prototyping
- β‘ High-Performance C++ - Optimized C++ driver for production deployment
Check out our Quick-start guide page to get started immediately!
| Section | Description |
|---|---|
| Building an Accelerator | How to configure your accelerator builds |
| DataflowBuildConfig | Complete reference for all configuration options |
| Development Guide | Contributing and development IDE setup |
| API Documentation | The FINN+ API documentation |
- Image classification on edge devices
- Real-time object detection
- Video processing pipelines
- Audio classification and enhancement
- Sensor data processing
- Time-series analysis
- Predictive maintenance
- Quality control systems
- Process optimization
These are FINN+'s top level commands. To learn how they are used, simply run them with the --help flag.
| Command | Description |
|---|---|
finn build <config> [<model>] |
Build FPGA accelerator from ONNX model |
finn run <flow_file> |
Run custom build flow (legacy) |
finn settings |
Manage your FINN+ settings |
finn deps |
Manage FINN+'s dependencies |
finn wizard |
Get assistance with setting up FINN+ |
finn test |
Run a test suite |
- π Documentation: This wiki contains comprehensive guides
- π Issues: Report bugs on GitHub
- π¬ Discussions: Join the community discussions
- π§ Contributing: See our Development guide
- Brevitas - Quantization-aware training library
- QONNX - Quantized ONNX representation
- PYNQ - Python framework for FPGA acceleration
Ready to get started? π Begin with Installation or jump to Quick Start Guide
π Home
- Migration Guide
- Building an Accelerator
- DataflowBuildConfig Documentation
- Example Models
- Build Guides:
- Brevitas - Quantization library
- FINN+ Repository
- Custom Steps Library